


JTAG Technologies CoreCommander Series - Device Control Via Internal JTAG Access - Processor & FPGA Cores

- Solutions for controlling μ Processors, DSPs & FPGAs from any vendor using debug or ISP access
- Many popular micro cores supported ARM7, ARM9, ARM11, Cortex, XScale, PowerPC, C28x, C166, PIC32 - *not device specific*
- Generic RTL coded solution for FPGAs provides IP core access via Wishbone, Avalon, AMBA etc..
- High level Python™ compatible routines
- Create memory tests, cluster tests and flash programming applications direct from the core
- Overcomes deficiencies in boundary-scan implementation



Block Diagram of CoreCommander Micro interfacing

CoreCommander - introduction

Although many devices are now equipped with a JTAG (IEEE Std. 1149.1) boundary-scan register (BSR), a significant number of microprocessors and DSPs can be found with deficient or even non-existent boundary-scan test registers. In the case of today's FPGAs, BSRs have become extended to cover many hundreds of I/O pins and as such are unwieldy, slowing down the test vector rate to an unacceptable level for some tests. For the test engineer this can at best be considered frustrating as he or she looks to employ alternative methods of testing logic cluster elements that may be external to the device or embedded within (e.g. as an IP Core). A new solution however, created by JTAG Technologies, can be used to overcome BSR limitations and in some cases exceed the performance offered by boundary-scan only test access.

Two variants - designed in-house

Two allied solutions are offered by JTAG Technologies: CoreCommander Micro takes control of key processor core functions using the built in emulation/debug functions of the processor core, while CoreCommander FPGA uses the bridge features deployed in most FPGAs to access the gate array logic via a generic translator module. The translator in turn provides a conduit to the command and control of IP cores (memory controllers, Bus controllers etc..) via established interface busses such as AMBA, Avalon, CoreConnect and Wishbone.

CoreCommander products are unique in the world of production testing. Designed by test engineers for use by test


engineers they are quick to learn and easy to use due to the dual modes of operation, namely 'Interactive' or 'Python managed'

- Interactive mode - allows the user to select a given supported device from within his design and 'manually' select register access commands or full memory reads and memory writes from the interactive window and via a JTAG Technologies controller to the target design. Sequences of commands can be replayed within the interactive window or exported into a Python editor.

- Python-managed mode - using a similar structure to that featured in the JTAG Technologies' JFT (JTAG Functional Test) product, CoreCommander functions can be called from Python code to create re-usable test modules for specific tests. Examples are provided that allow the user to create RAM tests or flash memory programming functions through core operation.

Applications

CoreCommander routines can be used to diagnose 'dead-kernel' boards in design debug since no on-board code is required to set memory reads and writes. BSR deficient parts can also be better harnessed during production test, increasing fault coverage. Hardware engineers can also use CoreCommander FPGA to test the functionality of their chosen IP. Since CoreCommander can be Python-based it complements perfectly the JTAG Technologies JFT products allowing access to analogue parts such as ADCs and DACs and also synchronised testing to full boundary-scan devices.



Block Diagram of CoreCommander FPGA interfacing

```

1 # Application: NXP_ARM7_ADC_TEST
2 # Created: 2013-03-13, 14:17:41
3 #-----#
4 #-----#
5 # Imports -Write your Imports here.
6 #-----#
7 #-----#
8 |
9 from jft import *
10 from jftsettings import *
11 from jftuproc import *
12 from jftoutput import *
13
14 Init("ARM7", "", "04")
15 EnterDebug()
16
17 def CheckStatus(Value, Expected, Mask):
18     if((Value & Mask) != Expected):
19         print("Invalid status", hex(Value), ": Expected", hex(Expected))
20         ExitDebug()
21         Close()
22         exit(1)
23
24 def ReadADC():
25     pcomp = ReadMemory(0xe01fc0c4)
26     WriteMemory(0xe01fc0c4, pcomp | 0x1000) # Power on ADC block
27     WriteMemory(0xe002c004, 0x00004000) # Set function of pin to ADC
28     | # Power on ADC, select AD0.0, divide clock by 5
29     WriteMemory(0xe0034000, 0x00200401)
30     WriteMemory(0xe0031000, 0x01200401) # Start conversion
31
32     Status = ReadMemory(0xe0034004) # Read status
33     CheckStatus(Status, 0x80000000, 0xc0000000)
34     ADC_value = ((Status & 0xffff) >> 6)
35     print("ADC voltage = ", ((3.3/1024)*ADC_value), "V")
36     return ((3.3/1024)*ADC_value)
37
38 readResult=ReadADC()
39 ExitDebug()
40 Close()
    
```

Code example using CoreCommander Micro to read an Internal ADC value from an NXP/ARM7 'processor

Summary and ordering details

Prerequisites:-

- Test system requires ProVision JFT or JTAG Live Script for Python embedded usage.

Ordering Information:-

- CoreCommMicro < core >
< core > = ARM7, ARM9, ARM11, Cortex, XScale, PowerPC, C28x, XC166, Tricore, PIC32
- CoreCommFPGA < vendor >
< vendor > = Altera, Actel, Lattice, Xilinx

Headquarters:

JTAG Technologies BV
 Boschdijk 50
 5612 AN Eindhoven
 The Netherlands

Phone: + 31 (0) 40 2950870
 Fax: + 31 (0) 40 2468471
 Email: info@jtag.nl

Regional sales offices and agents:

http://www.jtag.com/en/About/How_to_contact_us

